

|   |   |  |
|---|---|--|
| (1390 REV. 5-93) US DEPT. OF COMMERCE PATENT & TRADEMARK OFFICE   |   | ATTORNEY'S DOCKET NUMBER<br>108103                   |
| <b>TRANSMITTAL LETTER TO THE<br/>UNITED STATES<br/>DESIGNATED/ELECTED OFFICE<br/>(DO/EO/US) CONCERNING A FILING<br/>UNDER 35 U.S.C. 371</b>   |   | U.S. APPLICATION NO.<br>(if known, sec 37 C.F.R.1.5) |
|   |   | 09/743863  |
| INTERNATIONAL APPLICATION NO.<br>PCT/JP00/03156   | INTERNATIONAL FILING DATE<br>May 17, 2000 | PRIORITY DATE CLAIMED<br>May 17, 1999                |
| TITLE OF INVENTION<br>IMAGE-PROCESSING APPARATUS AND IMAGE-DISPLAYING APPARATUS   |   |  |
| APPLICANT FOR DO/EO/US<br>Miki NAGANO   |   |  |
| Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:   |   |  |
| <ol style="list-style-type: none"> <li>1. <input checked="" type="checkbox"/> This is a <b>FIRST</b> submission of items concerning a filing under 35 U.S.C. 371.</li> <li>2. <input type="checkbox"/> This is a <b>SECOND</b> or <b>SUBSEQUENT</b> submission of items concerning a filing under 35 U.S.C. 371.</li> <li>3. <input checked="" type="checkbox"/> This express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and PCT Articles 22 and 39(1).</li> <li>4. <input type="checkbox"/> A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.</li> <li>5. <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371(c)(2)) <ol style="list-style-type: none"> <li>a. <input type="checkbox"/> is transmitted herewith (required only if not transmitted by the International Bureau).</li> <li>b. <input checked="" type="checkbox"/> has been transmitted by the International Bureau.</li> <li>c. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US)</li> </ol> </li> <li>6. <input checked="" type="checkbox"/> A translation of the International Application into English (35 U.S.C. 371(c)(2)).</li> <li>7. <input type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)) <ol style="list-style-type: none"> <li>a. <input type="checkbox"/> are transmitted herewith (required only if not transmitted by the International Bureau).</li> <li>b. <input type="checkbox"/> have been transmitted by the International Bureau.</li> <li>c. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired.</li> <li>d. <input type="checkbox"/> have not been made and will not be made.</li> </ol> </li> <li>8. <input type="checkbox"/> A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).</li> <li>9. <input checked="" type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).</li> <li>10. <input type="checkbox"/> A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371 (c)(5)).</li> </ol> |   |  |
| <b>Items 11. to 16. below concern other document(s) or information included:</b>  |   |  |
| <ol style="list-style-type: none"> <li>11. <input checked="" type="checkbox"/> An Information Disclosure Statement under 37 CFR 1.97 and 1.98.</li> <li>12. <input checked="" type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.</li> <li>13. <input checked="" type="checkbox"/> A FIRST preliminary amendment.<br/><input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment.</li> <li>14. <input type="checkbox"/> A substitute specification.</li> <li>15. <input type="checkbox"/> Entitlement to small entity status is hereby asserted.</li> <li>16. <input type="checkbox"/> Other items or information:</li> </ol>  |   |  |

|   |  |  |  |                                 |  |
|---|--|--|--|---------------------------------|--|
| U.S. APPLICATION NO. (if known, see 37 C.F.R. 1.5) <b>097743863</b> |  | INTERNATIONAL APPLICATION NO. PCT/JP00/03156 |  | ATTORNEY'S DOCKET NUMBER 108103 |  |
|---|--|--|--|---------------------------------|--|

|  |                     |                     |
|--|---------------------|---------------------|
| 17. <input checked="" type="checkbox"/> The following fees are submitted:<br><br><b>Basic National fee (37 CFR 1.492(a)(1)-(5)):</b><br><br>Search Report has been prepared by the EPO or JPO ....\$860.00<br><br>International preliminary examination fee paid to USPTO (37 CFR 1.482) .....\$690.00<br><br>No international preliminary examination fee paid to USPTO (37 CFR 1.482) but international search fee paid to USPTO (37 CFR 1.445(a)(2)) .....\$710.00<br><br>Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO .....\$1,000.00<br><br>International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(2)-(4) .....\$ 100.00<br><br><b>ENTER APPROPRIATE BASIC FEE AMOUNT =</b> | <b>CALCULATIONS</b> | <b>PTO USE ONLY</b> |
|  |                     |                     |

|   |              |              |            |                       |    |
|---|--------------|--------------|------------|-----------------------|----|
| Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).     |              |              |            | \$                    |    |
| Claims  | Number Filed | Number Extra | Rate       |                       |    |
| Total Claims  | 11- 20 =     | 0            | X \$ 18.00 | \$                    |    |
| Independent Claims  | 1- 3 =       | 0            | X \$ 80.00 | \$                    |    |
| Multiple dependent claim(s)(if applicable)  |              |              | + \$270.00 | \$                    |    |
| <b>TOTAL OF ABOVE CALCULATIONS =</b>  |              |              |            | \$860.00              |    |
| Reduction by 1/2 for filing by small entity, if applicable.   |              |              |            | -                     | \$ |
| <b>SUBTOTAL =</b>   |              |              |            | \$860.00              |    |
| Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 month from the earliest claimed priority date (37 CFR 1.492(f)). |              |              |            | \$                    |    |
| <b>TOTAL NATIONAL FEE =</b>   |              |              |            | \$860.00              |    |
|   |              |              |            | Amount to be refunded | \$ |
|   |              |              |            | Charged               | \$ |

a. ☒ Check No. 115470 in the amount of \$860.00 to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. \_\_\_\_\_ in the amount of \$ \_\_\_\_\_ to cover the above fees. A duplicate copy of this sheet is enclosed.

c. ☒ The Director is hereby authorized to charge any additional fees which may be required, or credit any overpayment, to Deposit Account No. 15-0461. A duplicate copy of this sheet is enclosed.

**NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.**

SEND ALL CORRESPONDENCE TO:  
 OLIFF & BERRIDGE, PLC  
 P.O. Box 19928  
 Alexandria, Virginia 22320

NAME: James A. Oliff  
 REGISTRATION NUMBER: 27,075  
  
 NAME: Eric D. Morehouse  
 REGISTRATION NUMBER: 38,565

09/743863

JC07 Rec'd PCT/PTO 17 JAN 2001  
PATENT APPLICATION

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of

Miki NAGANO

Application No.: New U.S. National Stage of PCT/JP00/03156

Filed: January 17, 2001

Docket No.: 108103

For: IMAGE-PROCESSING APPARATUS AND IMAGE-DISPLAYING APPARATUS

PRELIMINARY AMENDMENT

Director of the U.S. Patent and Trademark Office  
Washington, D. C. 20231

Sir:

Prior to initial examination, please amend the above-identified application as follows:

IN THE CLAIMS:

Please amend claims 3-5 as follows:

Claim 3, line 1, change "one of Claims 1 and 2" to --Claim 1--.

Claim 4, line 1, change "one of Claims 1 to 3" to --Claim 1--.

Claim 5, line 1, change "one of Claims 1 to 4" to --Claim 1--.

Please add new claims 6-11 as follows:

--6. An image-processing apparatus according to Claim 2, wherein each of the image processing sections comprises a mode-setting terminal for setting one of the first operation mode and the second operation mode, and one of the operation modes is set according to a mode-setting signal input to the mode-setting terminal.--

--7. An image-processing apparatus according to Claim 2, comprising a memory for storing image-processing data commonly used by the respective image processing sections, wherein the image processing section set to the first operation mode can write the image-processing data, which is fed from the controlling section, to the memory, and in addition, can read out the image-processing data written in the memory; and

the image processing section set to the second operation mode can input the image-processing data read out by the image processing section set to the first operation mode from the memory.--

--8. An image-processing apparatus according to Claim 3, comprising a memory for storing image-processing data commonly used by the respective image processing sections,

wherein the image processing section set to the first operation mode can write the image-processing data, which is fed from the controlling section, to the memory, and in addition, can read out the image-processing data written in the memory; and

the image processing section set to the second operation mode can input the image-processing data read out by the image processing section set to the first operation mode from the memory.--

--9. An image-displaying apparatus comprising:

the image-processing apparatus according to Claim 2, and

an image displaying section for displaying images represented by video signals output from the image-processing apparatus.--

--10. An image-displaying apparatus comprising:

the image-processing apparatus according to Claim 3, and

an image displaying section for displaying images represented by video signals output from the image-processing apparatus.--

--11. An image-displaying apparatus comprising:  
the image-processing apparatus according to Claim 4, and  
an image displaying section for displaying images represented by video signals  
output from the image-processing apparatus.--

REMARKS

Claims 1-11 are pending. Claims 3-5 are amended to eliminate multiple dependencies  
and claims 6-11 are added to compensate for the subject matter deleted from claims 3-5.

Prompt and favorable consideration on the merits is respectfully requested.

Respectfully submitted,



James A. Oliff  
Registration No. 27,075

Eric D. Morehouse  
Registration No. 38,565

JAO:EDM/zmc

Date: January 17, 2001

**OLIFF & BERRIDGE, PLC**  
**P.O. Box 19928**  
**Alexandria, Virginia 22320**  
**Telephone: (703) 836-6400**

|  |
|--|
| DEPOSIT ACCOUNT USE<br>AUTHORIZATION<br>Please grant any extension<br>necessary for entry;<br>Charge any fee due to our<br>Deposit Account No. 15-0461 |
|--|

## DESCRIPTION

IMAGE-PROCESSING APPARATUS AND IMAGE-DISPLAYING APPARATUS

## Technical Field

5 The present invention relates to an image-processing apparatus and an image-  
displaying apparatus using the same.

## Background Art

Electronic apparatuses of various types that handle image signals representing  
images have been developed. The electronic apparatuses include, for example, direct-  
view-type displaying apparatuses and projection-type displaying apparatuses.  
10 Generally, these electronic apparatuses are configured by combining a plurality of  
image processing sections that individually control different functions.

With the advance of technology for allowing the aforementioned electronic  
apparatuses to be capable of handling high-resolution images, processing speeds of  
the individual image processing sections that configure these electronic apparatus are  
15 also required to be higher. Therefore, to meet the requirements, it is preferable that  
the individual image processing sections be developed so as to operate at a high  
speed. A method for improving the processing speeds is such that pieces of image  
data that are processed sequentially in units of one pixel are grouped in parallel  
corresponding to a plurality of the pixels for processing.

20 However, image-processing sections used in an electronic apparatus include  
those that do not have functions for performing parallel processing for the plurality of  
pixels. In such a case, as an ordinary measure, an arrangement is made such that a  
plurality of image processing sections having the same functions is provided in  
parallel, and image data for one pixel is processed by each of the image processing  
25 sections with the same timing. This method allows processing to be performed in  
parallel for image data for the plurality of pixels.

## Disclosure of the Invention

Ordinarily, setting of the plurality of image processing sections in the parallel  
arrangement is carried out so that the individual image processing sections operate  
30 substantially in the same processing conditions. However, the setting of the  
processing conditions must be carried out so as to be unique. For this reason, in the  
configuration in which the image processing sections are arranged in parallel, a  
problem arises in that apparatus-setting processing is more complicated than in a

configuration in which the image processing sections are not arranged in parallel.

The present invention is made to solve the problem described in the Background Art, and an object thereof is to provide techniques such that, even in a case where a plurality of image processing sections having the same functions is  
5 provided in parallel, control performed by one control unit for processing in one of the image processing sections allows processing in other image processing sections to be concurrently controlled.

In order to solve a part of the above-described problems, an image-processing apparatus is characterized by including n image processing sections which receive n  
10 (n represents an integer equal to or larger than "2") consecutive pixel data items that are respectively input with the same timing and which respectively process the respective input pixel data items with the same timing; and a control section for controlling the n image processing sections, wherein each of the image processing sections are capable of being set to one of a first operation mode allowing data  
15 communication with the controlling section and a second operation mode allowing only reception from the aforementioned controlling section, one of the image processing sections is set to the first operation mode, and n-1 image processing sections are set to the second operation mode; commands are commonly given to the n image processing sections from the controlling section; and when a command is given  
20 from the controlling section to the one of the image processing sections that is set to the first operation mode, the n image processing sections respectively execute the same processing with the same timing.

When the command is given from the control section to the image processing section set to the first operation mode, the command is also given to other image  
25 processing sections that are set to the second operation mode; and thereby, the image-processing apparatus of the present invention can control processing performed by other image processing sections. That is, even in a case where a plurality of image processing sections each having the same function are provided in parallel, when one controlling section controls processing performed by one of the image processing  
30 sections, processing performed by other image processing sections can concurrently be controlled.

In the image-processing apparatus, it is preferable that the n image processing sections be allocated in the same address space in address spaces that can be

controlled by the controlling section.

According to the above arrangement, when a command is given by the controlling section to the image processing section set to the first operation mode, the command can be given to other image processing sections set to the second operation mode.

In the above image-processing apparatus, each of the image processing sections comprises a mode-setting terminal for setting one of the first operation mode and the second operation mode, and one of the operation modes is set according to a mode-setting signal input to the mode-setting terminal.

The above image-processing apparatus may comprise a memory for storing image-processing data commonly used by the respective image processing sections, wherein the image processing section set to the first operation mode can write the image-processing data, which is fed from the controlling section, to the memory, and in addition, can read out the image-processing data written in the memory; and the image processing section set to the second operation mode can input the image-processing data read out by the image processing section set to the first operation mode from the memory.

In this case, the image-processing data is written to the memory by the image processing section set to the first operation mode, and the image-processing data read out by the image processing section, which is set to the first operation mode, from the memory can be input to all the image processing sections.

An image-displaying apparatus can be configured of the image-processing apparatus and an image-displaying section for displaying images represented by video signals output from the image-processing apparatus.

#### Brief Description of the Drawings

FIG. 1 is a block diagram showing an outline configuration of an image-displaying apparatus to which an image-processing apparatus as a first embodiment of the present invention is applied.

FIG. 2 is an explanatory drawing illustrating processing to be performed by first and second OSDs 120A and 120B.

FIG. 3 is an outline block diagram showing an interior configuration of the first OSD 120A.

FIG. 4 is an outline block diagram showing an interior configuration of the



second OSDC 120B.

FIG. 5 is an explanatory drawing showing operation performed between the first and second OSDCs 120A and 120B and a CPU 140.

FIG. 6 is an explanatory drawing showing an I/O address space and a memory space in the CPU 140.

FIG. 7 is an explanatory drawing showing operation that is performed to display OSD images generated by the first and second OSDCs 120A and 120B.

FIG. 8 is a block diagram showing an outline configuration of an image-displaying apparatus to which an image-processing apparatus as a second embodiment of the present invention is applied.

#### Best Mode for Carrying Out the Invention

##### A. First Embodiment:

FIG. 1 is a block diagram showing an outline configuration of an image-displaying apparatus to which an image-processing apparatus as a first embodiment of the present invention is applied. An image-displaying apparatus 1000 comprises an image-processing apparatus 100 and an image-displaying section 200. The image-processing apparatus 100 is a computer system that includes a scan converter 110 (which is simply referred to as an "SC", hereinbelow), two on-screen display controllers 120A and 120B (each of which is simply referred to as an "OSDC", hereinbelow), an OSD memory 130, and a CPU 140. The image-displaying section 200 includes a liquid crystal panel 210 and a panel-driving section 220. The image-processing apparatus 100 processes images to be formed on the liquid crystal panel 210. In the above, a configuration may be such that the panel-driving section 220 is provided in the image-processing apparatus 100.

The CPU 140 is connected to the SC 110 and the two OSDCs 120A and 120B via a CPU bus 142. The CPU 160 sets processing conditions of respective sections and directly controls processing performed in the respective sections. The OSD memory 130 is connected to the first and second OSDCs 120A and 120B via a memory bus 132.

The SC 110 outputs vertically-synchronous signals VD, horizontally-synchronous signals HD, and clock signals DCLK that are used to display images on the image-displaying section 200. In addition, it outputs input-video signals VS to the image-displaying section 200 as video signals DS that can be input to the image-

displaying section 200. Image data that is output as the video signals DS has the data width of 48 bits. Specifically, image data of 24 bits per pixel is concurrently output for two consecutive pixels. The image data for one pixel is made of 8-bit color data for each of the colors red, green, and blue. Video signals DSD for the lower 24 bits are input to the first OSDC 120A, whereas video signals DSU for the upper 24 bits are input to the second OSDC 120B. Hereinbelow, the image data included in the video signals DS may be referred to as the image data DS for the convenience of description. Image data DSD for the lower 24 bits corresponds to odd-number-pixel image data, whereas the image data DSU for the upper 24 bits corresponds to even-number-pixel image data. However, the above may be reverse.

The first and second OSDCs 120A and 120B are image processing sections each having a function for displaying embellishment images, such as pointer images, and menu screens in images that are displayed in the image-displaying section 200. These first and second OSDCs 120A and 120B correspond to the image processing sections of the present invention. In the OSD memory 130, graphic data and font data that compose image data for pointer images and menu screens are stored in predetermined formats.

FIG. 2 is an explanatory drawing illustrating processing to be performed by the first and second OSDCs 120A and 120B. In synchronization with the vertically-synchronous signal VD, the clock signal DCLK, and the horizontally-synchronous signal HD, the first OSDC 120A expands the image data read out from the OSD memory 130 so as to be bitmap data, and OSD image data DOD as shown in FIG. 2 (B) is thereby generated. The OSD image data DOD thus generated is combined with the odd-number-pixel image data DSD included in image data DS as shown in FIG. 2(A), and combined odd-number-pixel image data DSODD is thereby output.

The second OSDC 120B also operates with the same timing as in the case of the first OSDC 120A in synchronization with the vertically-synchronous signal VD, the horizontally-synchronous signal HD, and the clock signal DCLK. Specifically, the image data read out from the OSD memory 130 is expanded so as to be bitmap data, and OSD image data DOD as shown in FIG. 2(B) is thereby generated. The OSD image data DOD thus generated is combined with the even-number-pixel image data DSU included in the image data DS shown in FIG. 2(A), and combined even-number-pixel image data DSODU is thereby output.

The 24-bit combined image data DSODD and DSODU that have been output from the first and second OSDCs 120A and 120B, respectively, is fed as 48-bit display image data DSLCD to the panel-driving section 220 shown in FIG. 1. The vertically-synchronous signals VD, the horizontally-synchronous signals HD, and the clock signals DCLK that are output from the SC 110 are also fed to the panel-driving section 220. The liquid crystal panel 210 displays an image corresponding to the aforementioned display image data DSLCD. According to the above, as shown in FIG. 2 (C), an OSD image is displayed in a position P0.

As described above, with the image-displaying apparatus 1000, display images represented by the input-video signals VS can be displayed. Also, OSD images, such as menu screens and embellishment images, generated by the first and second OSDCs 120, can be combined with an input image, and the combined images can thereby be displayed.

FIG. 3 is an outline block diagram showing an interior configuration of the first OSDC 120A. The first OSDC 120A includes a combination control section 310, a combining section 320, an OSD-image-generating section 330, a memory control section 340, a CPU I/F section 350, a memory I/F section 360, and a mode control section 370. The CPU I/F section 350 is connected to a CPU address bus ADR, a CPU data bus DTA, and a CPU control bus CTL that constitute the CPU bus 142 (FIG. 1). The memory I/F section 360 is connected to a memory address bus MADR, a memory data bus MDTA, and a memory control bus MCTL that constitute the memory bus 132 of the OSD memory 130 (FIG. 1).

A master/slave-setting terminal M/S of the mode control section 370 is set to an H level, and an operation mode of the first OSDC 120A is thereby set to a master mode. The mode control section 370 outputs mode control signals MSC corresponding to the master mode, and thereby controls input/output conditions for the CPU I/F section 350 and the memory I/F section 360.

In a state where the operation mode is set to the master mode, the CPU I/F section 350 is controlled so as to permit input access and/or output access to the data bus DTA. The memory I/F section 360 is controlled so as to permit address data and control data to be output to the memory address bus MADR and the memory control bus MCTL, respectively, and so as to permit writing access and/or reading access to the OSD memory 130.

In the combination control section 310, combination control data representing the display position P0 of the OSD image (refer to FIG. 2) is set by the CPU 140 via the CPU I/F section 350. Also, the vertically-synchronous signals VD, the horizontally-synchronous signals HD, and the clock signals DCLK are input therein.

5 The combination control section 310 controls the memory control section 340, the OSD-image-generating section 330, and the combining section 320 according to the combination control data, the synchronous signals HD and VD, and the clock signals DCLK that have been set.

According to a request issued from the CPU 140, the memory control section  
10 340 controls writing to the OSD memory 130 and reading therefrom via the memory I/F section 360. Also, according to a control signal output from the combination control section 310, via the memory I/F section 360, the memory control section 340 controls reading of image-processing data from the OSD memory 130, image-processing data being used when the OSD-image-generating section 330 generates  
15 OSD image data DOD.

The OSD-image-generating section 330 outputs 24-bit OSD image data DOD according to image-processing data read out by the memory control section 340 from the OSD memory 130.

The combining section 320 combines the odd-number-pixel image data DSD  
20 output from the SC 110 with the OSD image data DOD, and thereby generates combined odd-number-pixel image data DSODD.

FIG. 4 is an outline block diagram showing an interior configuration of the second OSDC 120B. The second OSDC 120B is the same as the first OSDC 120A except that the master/slave-setting terminal M/S of the mode control section 370 is  
25 set to an L level, and the operation mode is set to a slave mode.

As shown in FIG. 4, when the operation mode is set to the slave mode, the CPU I/F section 350 is controlled so as to be inhibited from outputting data a data bus DTA and so as to be permitted only to input data thereto. The mode control section 370 is controlled so as to be inhibited from output individual data to a memory  
30 address bus MADR, a memory data bus MDTA, and a memory control bus MCTL. As described, however, since a memory control section 340 is set with the same control data as in the case of the memory control section 340 in the first OSDC 120A, it operates with the same timing as in the master mode. Therefore, the second OSDC

120B operating in the slave mode can concurrently retrieve the image-processing data that the first OSDC 120A operating in the master mode has read out from the OSD memory 130.

FIG. 5 is an explanatory drawing showing operation performed among the first and second OSDCs 120A and 120B and the CPU 140. FIG. 6 is an explanatory drawing showing an I/O address space and a memory space in the CPU 140. As shown in FIG. 6(A), only an address space for a single OSDC is allocated in the I/O address space in the CPU 140, and the same I/O address is allocated for the two OSDCs 120A and 120B. As described earlier, the first and second OSDCs 120A and 120B have completely the same internal functions except that the different operation modes are set. Therefore, when the CPU 140 requests the first OSDC 120A to input (write) data, as shown in FIG. 5(A), the data is input to the first OSDC 120A, and concurrently, the same data is input to the second OSDC 120B from the CPU 140 via the CPU bus 142 (the CPU address bus ADR, the CPU data bus, and the CPU control bus CTL).

When the CPU 140 requests the first OSDC 120A to write image-processing data to the OSD memory 130, the data is input to both the first and second OSDCs 120A and 120B. As described in the above, however, since the second OSDC 120B set to the slave mode is inhibited from outputting the data to the OSD memory 130, writing of the data to the OSD memory 130 is executed only by the first OSDC 120A set to the master mode.

When the CPU 140 requests the first OSDC 120A to output (read) data, as described above, since the second OSDC 120B set to the slave mode is inhibited from outputting data to the CPU 140, as described in FIG. 5(B), the data is output only from the first OSDC 120A set to the master mode. When the CPU 140 issues a request thereto for reading of image-processing data written in the OSD memory 130, image-processing data read from the OSD memory 130 can be input to both the first and second OSDCs 120A and 120B. However, similarly to the above case, output of the data to the CPU 140 is executed only by the first OSDC 120A. In this case, the memory control section 340 in the second OSDC 120B set to the slave mode may be controlled so as to stop its operation.

FIG. 7 is an explanatory drawing showing operation that is performed to display the OSD images generated by the first and second OSDCs 120A and 120B.

To display the OSD images, in the first OSDC 120A, the OSD image data DOD generated in the OSD-image-generating section 330 according to the image-processing data read out from the OSD memory 130 is combined with the image data DSD in the combining section 320 (FIG. 3). Therefore, combined odd-number-pixel image data DSODD is output from the first OSDC 120A. On the other hand, in the second OSDC 120B, image data read by the first OSDC 120A is concurrently retrieved, and even-number-pixel image data DSODU is output in the same way as that in the first OSDC 120A. As a result of the above, the image data DS output from the SC 110 is combined with OSD image data DOD in the first and second 120A and 120B with the same timing on the basis of the odd-numbered pixel and the even-numbered pixel. Accordingly, the image data for the two continuous pixels is processed in parallel and is thereby output as the display image data DSLCD.

As described above, each of the first and second OSDCs 120A and 120B can be operated in one of the master mode and the slave mode. At this time, when the CPU 140 issue a request for input and/or output of data to the first OSDC 120A set to the master mode, the same data can be output to the second OSDC 120B set to the slave mode. That is, while the two first and second OSDCs 120A and 120B operate with the same timing, the CPU 140 controls the first OSDC 120A operating in the master mode, thereby allowing the second OSDC 120B operating in the slave mode to be concurrently controlled.

The OSD image data to be generated in the OSD-image-generating section 330 is preferably generated as follows. According to the image-displaying apparatus 1000, in the image data DS representing the image as shown in FIG. 2(A), the odd-number-pixel image data DSD is combined with the OSD image data DOD as shown in FIG. 2(B) in the first OSDC 120A, and concurrently, the even-number-pixel image data DSU is combined with the OSD image data DOD in the second OSDC 120B, thereby generating the display image data DSLCD that represents pixels as shown in FIG. 2(C). Thus, pieces of the OSD image data DOD generated with the same timing in the individual first and second OSDCs 120A and 120B are the same data.

Therefore, to display the OSD image having  $m$  pixels in the horizontal direction, as shown in an area surrounded by a broken line in FIG. 2(C), the OSD image data to be combined with the even-number-pixel image data is preferably data that has  $m/2$  of pixels in the horizontal direction, as shown in FIG. 2(B).

In the image-displaying apparatus 1000, the OSD memory 130 is shared such that reading and/or writing access to the OSD memory 130 is controlled by the first OSDC 120A set to the master mode, and only the data read out by the first OSDC 120A is permitted to be used in the second OSDC 120B set to the slave mode.

5 However, the OSD memory 130 may be provided in each of the first and second OSDCs 120A and 120B. In this case, an arrangement may be such that control in the slave mode for the memory I/F section 360 in the second OSDC 120B is cancelled, and control is then executed by the memory control section 340 for writing access and/or reading access to the OSD memory 130 connected to the second OSDC 120B. 10 As a result, writing and/or reading of data is executed by the individual first and second OSDCs 120A and 120B with the same timing for the individual OSD memories 130.

#### B. Second Embodiment:

FIG. 8 is a block diagram showing an outline configuration of an image- 15 displaying apparatus to which an image-processing apparatus as a second embodiment of the present invention is applied. An image-displaying apparatus 2000 includes an image-processing apparatus 100A and three OSDCs 120A, 120B, and 120C. An SC 110A outputs 72-bit image data DS including image data for three consecutive pixels, and individual items of the output image data are input to the three 120A, 120B, and 20 120C in the unit of one pixel.

The first OSDC 120A is set to the master mode, and the second and third OSDCs 120B and 120C are set to the slave mode. According to this arrangement, also in the second embodiment, when a CPU 140 requests the first OSDC 120A, which is set to the master mode, to input and/or output data, the same data can be 25 output to the second and third OSDCs 120B and 120C, which are set to the slave mode. That is, among the 120A, 120B, and 120C that operate with the same timing, the CPU 140 controls the first OSDC 120A that operates in the master mode, thereby allowing the second and third OSDCs 120B and 120C, which operate in the slave mode, to be concurrently controlled.

30 In this case, as OSD image data that is combined in each of the three 120A, 120B, and 120C, when image data to be displayed represents  $m$  pixels in the horizontal direction, the image data preferably represents  $m/3$  of the pixels in the horizontal direction.

As will be understandable from the above description, generally, an arrangement may be such that the  $n$  on-screen display controllers are provided in parallel, one of the on-screen display controllers is set to the master mode, and  $n-1$  of the on-screen display controllers are set to the slave mode.

5           The present invention is not restricted to the above-described examples and embodiments, and the invention may be implemented in various modes without departing from the scope of the invention. For example, modifications as described below may be implemented.

10           (1) In the above-described embodiments, the description has been given of the case where the liquid crystal panel 210 is used in the image-displaying section 200. However, the invention is not restricted thereto, and it may be applied to a case where various display devices, such as a plasma display and a CRT, are provided.

15           (2) In the above-described embodiments, the description has been given with reference to the direct-view type image-displaying section 200 as the example. However, it may be a projection-type displaying apparatus using a projection optical system for projecting images.

20           (3) In the above-described embodiments, the description has been given of the example cases comprising the plurality of on-screen display controllers arranged in parallel. However, the present invention is not restricted thereto. For example, the invention may be applied to a case where a plurality of various types of image processing sections that perform various types of processing for video signals, such as an image-magnification/reduction processing section and a color-signal-level correcting section, are provided in parallel. Also, in the above-described  
25           embodiments, the description has been given of the example image-processing apparatus applied to the image-displaying apparatus. However, the invention is not restricted thereto, and it may be applied to a variety of image-processing apparatuses provided in electronic apparatuses that handle various types of images.

#### Industrial Applicability

30           The present invention can be used for image-processing apparatuses and image-displaying apparatuses using the image-processing apparatus.



## CLAIMS

1. An image-processing apparatus comprising:

n image processing sections which receive n (n represents an integer equal to or larger than "2") consecutive pixel data items that are respectively input with the same timing and which respectively process the respective input pixel data items with the same timing; and

a control section for controlling the n image processing sections, wherein each of the image processing sections are capable of being set to one of a first operation mode allowing data communication with the controlling section and a second operation mode allowing only reception from the controlling section, one of the image processing sections is set to the first operation mode, and n-1 of the image processing sections are set to the second operation mode;

commands are commonly given to the n image processing sections from the controlling section; and

when a command is given from the controlling section to the one of the image processing sections that is set to the first operation mode, the n image processing sections individually execute the same processing with the same timing.

2. An image-processing apparatus according to Claim 1, wherein the n image processing sections are allocated in the same address space in address spaces that can be controlled by the controlling section.

3. An image-processing apparatus according to one of Claims 1 and 2, wherein each of the image processing sections comprises a mode-setting terminal for setting one of the first operation mode and the second operation mode, and one of the operation modes is set according to a mode-setting signal input to the mode-setting terminal.

4. An image-processing apparatus according to one of Claims 1 to 3, comprising a memory for storing image-processing data commonly used by the respective image processing sections,

wherein the image processing section set to the first operation mode can write the image-processing data, which is fed from the controlling section, to the memory, and in addition, can read out the image-processing data written in the memory; and

the image processing section set to the second operation mode can input the image-processing data read out by the image processing section set to the first operation mode from the memory.

5. An image-displaying apparatus comprising:
- the image-processing apparatus according to one of Claims 1 to 4, and
  - an image-displaying section for displaying images represented by video signals output from the image-processing apparatus.

11. An image-processing apparatus comprising:  
a video signal input section for receiving a video signal;  
an image processing section for processing the video signal;  
an image displaying section for displaying images represented by video signals output from the image processing section;  
a video signal output section for outputting the video signal;  
a video signal input section for receiving a video signal;  
an image processing section for processing the video signal;  
an image displaying section for displaying images represented by video signals output from the image processing section;  
a video signal output section for outputting the video signal;

## ABSTRACT

The image-processing apparatus comprises n image processing sections which receive n consecutive pixel data items that are respectively input with the same timing and which respectively process the respective input pixel data items with the same timing, and a control section for controlling the n image processing sections. Each of the image processing sections are capable of being set to one of a first operation mode allowing data communication with the controlling section and a second operation mode allowing only reception from the aforementioned controlling section, one of the image processing sections is set to the first operation mode, and n-1 of the image processing sections are set to the second operation mode. Commands are commonly given to the n image processing sections from the controlling section; and when a command is given from the controlling section to the one of the image processing sections that is set to the first operation mode, the n image processing sections individually execute the same processing with the same timing.

FIG. 1





FIG. 2



3/7

FIG. 3






FIG. 4



4/7

FIG. 5

(A)



(B)





FIG. 6

(B) MEMORY SPACE



(A) I/O SPACE






FIG. 7





FIG. 8



2000

Seiko Epson Ref. No.: F005156US00

Attorney's Ref. No.: 108103

**Declaration and Power of Attorney For Patent Application**

特許出願宣言書及び委任状

**Japanese Language Declaration**

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は、下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

**画像処理装置および画像表示装置****IMAGE-PROCESSING APPARATUS AND IMAGE-DISPLAYING APPARATUS**

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ \_\_\_\_\_に提出され、米国出願番号または特許協定条約 国際出願番号を \_\_\_\_\_ とし、（該当する場合） \_\_\_\_\_ に訂正されました。☐ was filed on \_\_\_\_\_ as United States Application Number or PCT International Application Number \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

## Japanese Language Declaration

(日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基づき下記の、米国以外の国の少なくとも1ヶ国を指定している特許協力条約365条(a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119 (a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

## Prior Foreign Application(s)

外国での先行出願

Priority Not Claimed

優先権主張なし

|           |           |                        |                          |
|-----------|-----------|------------------------|--------------------------|
| 11-135320 | Japan     | 17/May/1999            | <input type="checkbox"/> |
| (Number)  | (Country) | (Day/Month/Year Filed) |                          |
| (番号)      | (国名)      | (出願年月日)                |                          |
| (Number)  | (Country) | (Day/Month/Year Filed) | <input type="checkbox"/> |
| (番号)      | (国名)      | (出願年月日)                |                          |

私は、第35編米国法典119条(e)項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United States Code, Section 119 (e) of any United States provisional application(s) listed below.

|                   |               |                   |               |
|-------------------|---------------|-------------------|---------------|
| (Application No.) | (Filing Date) | (Application No.) | (Filing Date) |
| (出願番号)            | (出願日)         | (出願番号)            | (出願日)         |

私は下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365 (c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application:

|                   |               |  |
|-------------------|---------------|--|
| PCT/JP00/03156    | May 17, 2000  | Pending                                |
| (Application No.) | (Filing Date) | (Status: Patented, Pending, Abandoned) |
| (出願番号)            | (出願日)         | (現況: 特許許可済、係属中、放棄済)                    |
| (Application No.) | (Filing Date) | (Status: Patented, Pending, Abandoned) |
| (出願番号)            | (出願日)         | (現況: 特許許可済、係属中、放棄済)                    |

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私が入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行えば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to collection of information unless it displays a valid OMB control number.

## Japanese Language Declaration

(日本語宣言書)

委任状： 私は、下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。(弁理士、または代理人の氏名及び登録番号を明記のこと)

James A. Oliff, (Reg. 27,075)

William P. Berridge, (Reg. 30,024)

Kirk M. Hudson, (Reg. 27,562)

Thomas J. Pardini, (Reg. 30,411)

Edward P. Walker, (Reg. 31,450)

Robert A. Miller, (Reg. 32,771)

Mario A. Costantino, (Reg. 33,565)

Caroline D. Dennison, (Reg. 34,494)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

書類送付先:

OLIFF &amp; BERRIDGE, PLC

P.O. Box 19928

Alexandria, Virginia 22320

Send Correspondence to:

OLIFF &amp; BERRIDGE, PLC

P.O. Box 19928

Alexandria, Virginia 22320

直接電話連絡先: (名前及び電話番号)

OLIFF &amp; BERRIDGE, PLC

(703) 836-6400

Direct Telephone Calls to: (name and telephone number)

OLIFF &amp; BERRIDGE, PLC

(703) 836-6400

唯一または第一発明者名

長野 幹

Full name of sole or first inventor

Miki NAGANO

発明者の署名

長野 幹

日付

2000年12月27日

Inventor's signature

Miki Nagano

Date

December 27, 2000

住所

日本国, 長野県, 塩尻市

Residence

Shiiziri-shi, Nagano-ken, Japan

国籍

日本

Citizenship

Japan

私書箱

392-8502 日本国長野県諏訪市大和3丁目3番5号  
セイコーエプソン株式会社内

Post Office Address

c/o Seiko Epson Corporation

3-5, Owa 3-chome, Suwa-shi, Nagano-ken 392-8502 Japan

JPX

第二共同発明者

Full name of second joint inventor, if any

第二共同発明者の署名

日付

Second inventor's signature

Date

住所

日本国, \_\_\_\_\_, \_\_\_\_\_

Residence

\_\_\_\_\_, \_\_\_\_\_, Japan

国籍

Citizenship

私書箱

Post Office Address

(第三以降の共同発明者についても同様に記載し、署名をすること)

(Supply similar information and signature for third and subsequent joint inventors.)